SoC Test : Trends And Recent Standards
نویسنده
چکیده
The well-known approaching test cost crisis, where semiconductor test costs begin to approach or exceed manufacturing costs has led test engineers to apply new solutions to the problem of testing System-On-Chip (SoC) designs containing multiple IP (Intellectual Property) cores. While it is not yet possible to apply generic test architectures to an IP core within a SoC, the emergence of a number of similar approaches, and the release of new industry standards, such as IEEE 1500 and IEEE 1450.6, may begin to change this situation. This paper looks at these standards and at some techniques currently used by SoC test engineers. An extensive reference list is included, reflecting the purpose of this publication as a review paper
منابع مشابه
Unifying HW Analysis and SoC Design Flows by Bridging Two Key Standards: UML and IP-XACT
In order to save time and improve efficiency, all SoC development processes are separated into many parallel flows. These flows should keep a strong communication to avoid redundancy and incoherency. We distinguish two main trends. One aims at designing and implementing hardware when the other focuses on its functional description that may serve to software architecturing, analysis and allocati...
متن کاملAn Open Architecture for Semiconductor Test: Enablers and Challenges
Overview The semiconductor test equipment industry has a history of being dominated by proprietary architectures that race to keep pace with increasing device complexity, device performance, and cost pressures. However, recent ATE design trends are resulting in modular hardware and software architectures with single board digital and analog instruments that reside in test head based systems. Th...
متن کاملNovel Hierarchical Test Architecture for SOC Test Methodology Using IEEE Test Standards
SOC test methodology in ultra deep submicron (UDSM) technology with reasonable test time and cost has begun to satisfy high quality and reliability of the product. A novel hierarchical test architecture using IEEE standard 1149.1, 1149.7 and 1500 compliant facilities is proposed for the purpose of supporting flexible test environment to ensure SOC test methodology. Each embedded core in a syste...
متن کاملEmbedded Memory Test Strategies and Repair
The demand of self-testing proportionally increases with memory size in System on Chip (SoC). SoC architecture normally occupies the majority of its area by memories. Due to increase in density of embedded memories, there is a need of self-testing mechanism in SoC design. Therefore, this research study focuses on this problem and introduces a smooth solution for self-testing. In the proposed m...
متن کاملPunctuationlism and Gradualistic Evolutionary Trends of Eight Phylogenetic Lineages of Maastrichtian to Eocene and Recent Benthic Foraminifera from the Tethys
Minor differences in the morphology of the test, wall structure, arrangement of chambers and apertures, size are recognized as being of decisive specific or subspecific value. Twenty four phylogenetic lineages were produced by puncuated equilibrium and gradualistic evolutionary trends which observed within 50 benthic foraminiferal species and subspecies belonging to 18 genera throughout the Maa...
متن کامل